

# A SYSTEMS APPROACH TO ESD TESTING

## Instrumentation

A systems approach to ESD simulation requires an overview of six major areas:

- test philosophy,
- test parameters,
- single-shot vs. repetitive testing,
- monitoring,
- calibration,
- safety.

## Test Philosophy

No precise model exists for replicating the ESD effects of human anatomy on an intended environment; the variability factor is too great for replication. There are, however, five major disruptive effects of body-generated discharge: pre-discharge, corona-generated RFI; pre-discharge electric field; discharge electric field collapse; the discharge magnetic field, and current-injected standard waves. It is possible to simulate conditions to produce these effects, and measure the results.

Separate, standardized simulation of all five effects offers an eventual path to repeatable ESD test instrumentation. No such standards are now available. Although standardized, directly-injected waveforms are appealing for their uniform, shot-to-shot characteristics, a simple air discharge is closer to reality.

A recommended testing approach is to compromise — using air discharge tests in engineering, standardized waveform injection for production and quality control work, and corona and field generators in investigative, diagnostic, and R&D activities.

## Test Parameters

**Human-Body Models.** The simplest and presently the only generally-accepted human-body model is a single capacitor, discharging via a single resistor. Figure 1 shows a sample network model for the human body, with the range of values suggested in the literature. Figure 2 shows the IEC-recommended values.\* More complex models have been proposed to




Figure 2. IEC Values for the Single-RC ESD Model.

simulate multiple discharge effects, as well as more complex body models that may result in much faster wavefronts and narrow overshoot phenomena.<sup>6,9</sup> Figures 3 and 4 show examples of more complex models.

In view of the higher-density device technologies rapidly coming on stream—GaAs, SOS, lithography, and so on, it's likely that more complex body models will be needed to insure adequate testing of their increased sensitivity to the ESD event.




Figure 3. Multiple-Pulse Model For an Upper/Lower Body Configuration.




Figure 1. Basic, Single-RC ESD Model for the Human Body.




Figure 4. Extended Multiple-Pulse Model Including Initial-Edge Sharpening and Overshoot Production.

\*The IEC is the International Electrotechnical Commission, an international standardizing organization. Working Group 4 of IEC Technical Committee 65 has pioneered a draft Standard ESD (see Ref. 10).




Figure 5a. IEC Coaxial "Target" Current Calibrator.

Figure 5b. IEC-Specified ESD Waveform.

**Maximum Test Voltage.** Suggested maximum test voltages range from 15 to 30 kV. IEC TC65/WG4<sup>10</sup> has opted for the 15 kV low end. It would seem clear from the literature that a figure between 20 and 30 kV is a more realistic test limit, with 25 kV perhaps a likely candidate.<sup>11-15</sup>

**Test Voltage Polarity.** Both polarities of ESD occur in practice,<sup>9, 15, 16</sup> and bipolar semiconductor devices like op amps are more than an order of magnitude more sensitive in one direction (reverse bias) than in the other.<sup>17-22</sup> The IEC draft specification calls for a unipolar, positive output. An eventual change to a bipolar ESD test requirement would seem inevitable.

#### Single-shot vs. Repetitive Testing

Repetitive testing is necessary to insure a statistically valid check on ESD sensitivity vs. internal timing cycles in the EUT (equipment under test). Hundreds of tests must routinely be run to achieve this. Thousands, or in extreme cases, even tens of thousands may be required, depending on the EUT and the economic and product marketing stakes involved. There are limitations however. Too high a test rate can damage devices due to excessive average power. The fact that a tester can be

designed to run at 1 kHz isn't a reason to do so; in fact, the IEC "exploratory" rep rate of 20/second can be too high in many circumstances. Table 1 shows the average power in multiple discharges.

#### Monitoring

As in all surge testing, instrumentation used to monitor delivered wave parameters is critical to a successful test program. Monitoring should include:

- display of the high voltage to which the high-voltage capacitor will be charged when the high voltage switch is depressed. This guarantees there'll be no surprises, a desirable assurance in high-voltage work.
- measurement and display of the actual high voltage standing on the high-voltage capacitor after the high-voltage switch has been depressed, as actually measured across the capacitor.
- measurement and display of the voltage on the high-voltage capacitor after discharge, so the operator knows the discharge has occurred.
- measurement and display, or availability for display, of the current delivered during the discharge. While the data is probably not necessary during routine ESD testing, discharge current is a crucial indicator of circuit inductance, protector operation and circuit degeneration as a result of repeated ESD's. Since these are waveform phenomena, a precision current output for scope monitoring is the indicated mechanism.

#### Calibration

All instrumentation requires periodic checks and calibration. This is critical for high-voltage test equipment, which applies extra high stress to internal components, having a higher probability of internal drifts and failures.

An ESD tester should have auxiliary, independent calibrators for all the simulated ESD effects. If the tester is limited to air discharge, it should have a coaxial "target" load for scope calibration of rise time, decay time and peak amplitude. IEC TC65/WG4 defines such a calibrator, for example, with construction details. Figures 5a and 5b give an idea of what the calibrator and a typical wave form look like.

#### Average Power for Repetitive ESD Testing

CAPACITANCE and VOLTAGE CATEGORY	C (pf)	kV	ENERGY/ SHOT (milli- joules)	POWER at 1 SHOT per 3 SECONDS (mw)	POWER at 20 SHOTS per SECOND (mw)
DISTRIBUTION EXTREME	500	40	400	133	8000 !!!
REASONABLE WORST CASE	250	25	78	26	1563 !!
TYPICAL (IEC MAXIMUM)	150	15	17	6	338 !
MINIMUM PROTECTION	100	6	2	1	36

Table 1. Average Power for Repetitive ESD Testing.

ESD testers that have capability for independent simulation of one or more of the five major components of the air discharge should be equipped with capability for calibrating them. The coaxial target load used for air discharge wave calibration is sufficient for directly-injected current. Additional sensors for the other four phenomena are also preferred.

## Safety

Pacemakers, electronically-controlled machinery, and similar medical and/or production equipment may malfunction during an ESD test, even though located some distance from it. Suitable precautions should be taken. ESD test equipment should meet certain basic requirements that are related to both safety and good practice.

1. An ESD simulator in single-shot mode should discharge rapidly and automatically when the high-voltage switch is released and/or the unit is put down.
2. When high voltage is required, it should be continuously measured and displayed.
3. If the operator decides to reduce the high voltage to a lower level after charging up the output capacitor, the high voltage should "track" the high-voltage control downward as its setting is reduced; otherwise, discharge will be required to bring the voltage down. A corollary is that all internal high-voltage capacitors should have built-in shunt resistors, to assure discharge in just a few seconds when power is turned off.

The test equipment user also has certain obligations related to safety and good practice. They include:

1. Connecting the ground strap. Ungrounded testing shouldn't be necessary.
2. Calibrating the ESD tester on a reasonable, routine basis. The high voltage that appears should be the high voltage dialed up. The output pulses, fields and corona should also be checked. Calibration equipment for all key parameters should be acquired either from the ESD simulator's manufacturer, or independently.

## The ESD Test Program

*Purpose of the Tests.* There is a vast difference between the exhaustive ESD testing of a prototype computer destined for sales in the tens of thousands of units, and the routine, AQL verification of a process controller shipped at the rate of five or six a month. With the high-volume computer, repetitive ESD testing may have to be carried out while the machine runs in check-sum, parity and/or computational modes and prints out its own resulting errors. With the AQL test on an already

designed, lower-volume machine that's giving no known ESD trouble in the field, it may be sufficient to re-check previously-identified weak spots and then merely spot-check for a few others.

*Technologies Used in the Equipment Being Tested.* If the system under test involves only standard power TTL, serious ESD problems are unlikely. Low power Schottky, CMOS and the newer technologies are another matter. Table 2 shows the ESD sensitivity hierarchy.<sup>23</sup>

## ESD Sensitivities for Various Technologies

DEVICE TYPE	RANGE of ESD SUSCEPTIBILITY (Volts)
VMOS	30-1800
MOSFET	100- 200
GaAsFET	100- 300
EPROM	100
JFET	140-7000
SAW	150- 500
OP-AMP	190-2500
CMOS	250-3000
SCHOTTKY DIODES	300-2500
FILM RESISTORS (THICK, THIN)	300-3000
BIPOLAR TRANSISTORS	380-7000
ECL	500-1500
SCR	680-1000
SCHOTTKY TTL	1000-2500

Table 2. ESD Sensitivities for Various Technologies.

Tests should be performed with the equipment both mounted on and then isolated from a ground plane; in all operating modes; in all equipment configurations. Testing should be started at low voltages, increasing the voltage in steps after each group of shots. Finally, if the EUT can self-monitor, repetitive testing at a slow rep rate should be set up, including a pass/fail limit. Testing for a period of time that will give meaningful statistical results in terms of machine-timing sensitivity to ESD coincidences is important.

Testing should be performed at points carefully selected as part of the test plan. Specific discharges should include the following:

- a) the ground plane when it is used;
- b) the sides, front and rear of the equipment enclosure;
- c) all crucial keys—reset, run, etc.,—and at least some of the alphas and numerics;
- d) all controls;
- e) all displays;
- f) all cables, both data and power.

Indirect, field-induced effects can then be checked by discharging the tester into its own return line, with the discharge in close proximity to the EUT. This kind of testing should be done for different arc discharge orientations versus the EUT, and can be carried out at high rep rates.

If corona and field generators, plus current injection are available, then failure diagnostics will be substantially improved. In particular, re-checking on an AQL basis can become a highly precise affair. For example, if a printer head resets to zero or a memory is erased with a 10 kV air discharge to the side of the cabinet, it is possible the same effect may occasionally occur at 5 kV, and may not always happen at 15 kV. However, if the effect results from a direct current injection, or from E-field collapse or H-field generation on discharge, it should be reproducible within a kV or so, given the right equipment to individually simulate the various air-discharge effects.

*ESD Threats the Equipment Must Survive in Use.* Electronics intended for an air-conditioned, humidified environment may require testing at lower levels than systems to be used in uncontrolled conditions. The IEC draft Standard<sup>10</sup> defines various application levels, or classes, in an attempt to make this kind of distinction. Table 3 gives the four classes the IEC defines.

**ESD Test Voltages versus  
Equipment Application Classes  
in Draft Standard  
IEC TC65/WG4 Part 5**

CLASS	RH CONTROL	RH%	ANTISTATIC CARPET	ESD TEST kV
1	YES	>50	YES	2
2	NO YES	<50 >50	YES NO	4 4
3	NO	30 To 50	NO	8
4	NO	<30	NO	15

**Table 3.** EST Test Voltages vs. Equipment Application Classes in Draft

*Implications of the Latent Failure Problem.* ESD has the potential for delayed reactions within sensitive microcircuits that won't become evident for months or even years.<sup>24-29</sup> These delayed-reaction failure mechanisms show up as ghost bits, check-sum failures, bit dropouts and the like; and severely plague those designs that push their internal semiconductors to the limits of their speed and other performance capabilities. At the engineering and prototype level, it is necessary to learn the amount of voltage (or energy) above the limit the equipment is supposed to meet, that will actually cause failures. Knowing design margin, and even tracking it on an AQL basis over time after the product is in production, can prevent surprises. The result can be knowledgeable control—from an ESD standpoint—of the production process.

#### References/Bibliography

1. *Electrostatic Discharge (ESD) Protection Test Handbook*, KeyTek Instrument Corp., Burlington, Mass., 1983.
2. *Electrical Overstress/Electrostatic Discharge Symposium Proceedings*, Denver, CO, Sept. 24-27, 1979, IIT Research Institute, EOS-1.
3. *Electrical Overstress/Electrostatic Discharge Symposium Proceedings*, San Diego, CA, Sept. 9-11, 1980, IIT Research Institute, EOS-2.

4. *Electrical Overstress/Electrostatic Discharge Symposium Proceedings*, Las Vegas, NV, Sept. 22-24, 1981, IIT Research Institute, EOS-3.
5. *Proceedings IEEE Int'l Symposium on EMC*, 82CH1718-6 EMC, Sept. 8-10, 1982.
6. King, W. M., *Dynamic Waveform Characteristics of Personnel Electrostatic Discharge*, Ref. 2, pp 78-87.
7. Calvin, H., Hyatt, H., Mellberg, H. and Pellinen, D., *Measurement of Fast Transients and Application to Human ESD*, Ref. 3, pp 225-230.
8. Hyatt, H. C. and Mellberg, H., *A Closer Look at the Human ESD Event*, Ref. 4, pp 1-8.
9. Hyatt, H. and Mellberg, H., *Bringing EST Testing into the Twentieth Century*, Ref. 5, pp 220-225.
10. International Electrotechnical Commission (IEC) Technical Committee 65 (TC65) Working Group 4 (WG4) Part 5, *Electrostatic Discharge*.
11. Speakman, T. S., *A Model for the Failure of Bipolar Silicon Integrated Circuits Subjected to Electrostatic Discharge*, 12th Annual Proc. Reliability Physics, 1974.
12. McAteer, O. J., *Shocking Blow to Military Electronics*, Military Electronics/Countermeasures, June 1979, pp 59-63.
13. Storm, D. C., *Controlling Electrostatic Problems in the Fabrication and Handling of Spacecraft Hardware*, Ref. 2, pp 4-6.
14. McFarland, W. Y., *The Economic Benefits of an Effective ESD Awareness and Control Program—An Empirical Analysis*, Ref. 4, pp 28-33.
15. Byrne, W., *Development of an Electrostatic Discharge Model for Electronic Systems*, Ref. 5, pp 199-205.
16. Kunz, H. A., *Electrostatic Charging and Simulation of the Discharging Process*, Ref. 5, pp 206-210.
17. Collins, D. R., *Excess Current Generation Due to Reverse Bias P-N Junction Stress*, Applied Physics Letters, Vol. 13, 1968, pp 264-266.
18. Collins, D. R., *<sup>h</sup>FE Degradation Due to Reverse Bias Emitter-Base Junction Stress*, IEEE Trans. on Electron Devices, Vol ED-16, No. 4, Apr 1969.
19. Jensen, M. C. and Milburn, R. T., *Diagnosis and Analysis of Emitter-Base Junction Overstress Damage*, Ref. 4, pp 101-105.
20. Karaskiewicz, R. J., Young, P. A. and Alexander, D. R., *Electrical Overstress Investigations in Modern Integrated Circuit Technologies*, Ref. 4, pp 114-119.
21. Pierce, D. G. and Durgin, D. L., *An Overview of EOS Effects on Semiconductor Devices*, Ref. 4, pp 120-131.
22. Horgan, E. L., Templar, L. C., Rowan, W. H. and Adams, O. E., *EOS/ESD Failure Threshold Analysis Errors: Their Source, Size and Control*, Ref. 4, pp 151-166.
23. Huntsman, J., Yenni, D. M. and Mueller, G., *Fundamental Requirements for Static Protective Containers*, Presented at 1980 Nepcon/ West Conference, Anaheim, CA, 3M Publication J-SFREQ(505)11.
24. Brown, W. O., *Semiconductor Device Degradation by High Amplitude Current Pulses*, IEEE Trans. Nuc. Sci., Vol. NS-19, No. 6, 1972.
25. Van Keuren, E., *Effects of EMP Induced Transients on Integrated Circuits*, 1975 IEEE EMC Symposium Record, 75CH1002-5 EMC, Oct. 7-9, 1975, pp 3A11e1-3A11e5.
26. McMahon, E. J., Bahr, T. N. and Oishi, T., *Proposed MIL-STD and MIL-HDBK for an Electrostatic Discharge Control Program—Background and Status*, Ref. 2, pp 27-35.
27. McAteer, O. J., Twist, R. E. and Walker, R. C., *Identification of Latent ESD Failures*, Ref. 3, pp 54-57.
28. Schwank, J. R., Baker, R. P. and Armendariz, M. G., *Surprising Patterns of CMOS Susceptibility to ESD and Implications on Long-Term Reliability*, Ref. 3, pp 104-111.
29. Frank, D. E., *The Perfect "10"—Can You Really Have One?*, Ref. 4, pp 21-27.
30. DOD HDBK 263, *Electrostatic Discharge Control Handbook for Protection of Electrical and Electronic Parts, Assemblies and Equipment*.

*This article was written for ITEM by Peter Richman, President, KeyTek Instrument Corporation, Burlington, MA.*